

SPECIFICATION

Electronic Version 1.2.8

Stylesheet Version 1.0

[FIFO MEMORY WITH ECC FUNCTION]

Background of Invention

[0001] Field of Invention

[0002] The present invention relates to a first-in-first-out (FIFO) memory. More particularly, the present invention relates to a first-in-first-out memory with error correction code (ECC) function.

[0003] Description of Related Art

[0004] Due to rapid advance in electronic technologies, various types of electronic devices including storage area network, in a wireless case station, router communication and medical image processor or the 3D simulator are used regularly. All these electrical devices transfer a large volume of data at a fast transfer and hence most of the devices adapt first-in-first-out memory (FIFO for short) to serve as a data transmission memory. The FIFO memory receives data from a receiving port (terminal) and stores the data inside a memory unit. At the output port of the memory, data first written into the memory unit is retrieved first until all data within the memory unit are empty. However, as data are transmitted to or from the FIFO memory at a high transmission rate, surrounding noise such as cosmic rays or radio waves may affect the transmission and cause some data lost. When this happens, integrity of the data transmission is often compromised leading to a drop in overall transmission performance of the memory.

Summary of Invention

[0005] Accordingly, one object of the present invention is to provide a first-in-first-out (FIFO) memory with error correction code (ECC) function capable of generating a check

code based on current of transmission data through an encoder and storing the check code with the data in the FIFO memory. When the input data is read from the FIFO memory, the check code is used to check the correlation and correct any error bits so that integrity of the data transmission is ensured.

[0006] To achieve these and other advantages and in accordance with the purpose of the invention, as embodied and broadly described herein, the invention provides a first-in-first-out (FIFO) memory with error correction code function. The FIFO memory includes an error correction code encoder unit (ECC encoder unit), a FIFO memory circuit and an error correction code decoder unit (ECC decoder unit). The error correction code encoder unit receives the input data and generates a check code according to the input data. The FIFO memory stores the input data and the check code and outputs the input data and the check code following a first-in-first-out rule. The error correction code decode unit is coupled to the FIFO memory circuit for checking any bit errors using the stored input data and the check code. If a bit error is found in the input data and the error byte is within a correctable byte range, the error bit in the input data will be corrected before output.

[0007] In one embodiment of this invention, the FIFO memory circuit further includes a memory unit, a write control unit, a read control unit and a flag logic unit. The memory holds write-in input data and check code. The write control unit couples with the memory unit and has a write pointer for controlling the sequential writing of memory addresses of the input data and the check codes. The read control unit couples with the memory unit and has a read pointer for controlling the sequential reading of the memory addresses of input data and check codes. The flag logic unit couples with the write control unit and the read control unit for generating a memory full flag and a memory empty flag according to the value of the write pointer and the read pointer. The error correction code decode unit has the capacity to correct 1 bit of error and detects 2 bits of errors in an error byte.

[0008] The memory unit may also include a regular memory and a redundant memory. When a portion of the regular memory fails, the redundant memory may be used. In addition, the FIFO memory with the ECC function may further include a setting circuit for enabling the ECC function in the FIFO memory. The setting circuit may be

encoder unit 210 receives a 72-bit input data Din, an 8-bit check code 211 is generated and output from the pin chkout. The check code 211 is input to one terminal 251 of the multiplexer 250. The other terminal 252 of the multiplexer 250 receives an input code Cin. By sending an enable signal Ecc_on to the selection terminal 253 of the multiplexer 250, the transfer of the input data Din and the check code 211 or the input code Cin into the FIFO memory circuit 220 can be selected.

[0020] In one preferred embodiment, the FIFO memory circuit 220 further includes a memory unit 221, a write control unit 222, a read control unit 223 and a flag logic unit 224. The memory unit 221 includes, for example, a regular memory and a redundant memory so that when the regular memory fails, the redundant memory may cut in to serve as a replacement. The memory unit 221 is capable of holding write-in input data Din and check codes 211 or input codes Cin. The write control unit 222 couples with the memory unit 221. The write control unit 222 has a write pointer wptr for controlling the writing sequence of memory addresses of the input data Din and the check codes 211 or the input codes Cin. The read control unit 223 also couples with the memory unit 221. The read control unit 223 has a read pointer rptr for controlling the reading sequence of the memory addresses of the input data Din and the check codes 211 or the input codes Cin. Obviously, the write pointer wptr and the read pointer rptr both follow the first-in-first-out rule. The flag logic unit 224 couples with the write control unit 222 and the read control unit 223 for generating a memory full flag and a memory empty flag according to the value in the write pointer wptr and the read pointer rptr. The memory full flag indicates the memory is full and the memory empty flag indicates the memory is empty.

[0021] In Fig. 2, the pin gen in the ECC decoder unit 230 is set to zero. If the enable signal Ecc_on is also set to one, the pin correct_n in the ECC decoder unit 230 receives a zero after inversion by the inverter 240 and hence enables the ECC function in the ECC decoder unit 230. When the ECC decoder unit 230 receives input data Din and check codes 211 from the datain pin and the chkin pin, the presence or absence of an error bit can be detected through the data input words Din and the check codes 211. When an error bit is found in the error checking and if the error byte is with a correctable byte range, corrected input data (Din) and check codes 211 will output from the dataout pin and the chkout pin respectively.

[0022] The multiplexer 250 is a selection device for inputting either the check codes 211 or the input codes Cin. Similarly, the multiplexer 260 is a selection device for outputting the corrected input data or uncorrected input data through the terminal Dout. When the enable signal Ecc_on is set to one, the corrected input data Din are output from the terminal Dout. When the enable signal Ecc_on is set to zero, the uncorrected input data Din are output from the terminal Dout. Since the FIFO memory 200 is able to hold an 80-bit width data when the ECC function is disabled, the input code Cin may also be carried by another 8 data bits of the input data Din. Hence, the multiplexer 260 is employed to redirect the input code Cin stored inside the memory unit 221 to the output terminal Cout. In other words, the 8-bit input data Din at the output terminal Cout and the 72-bit input data Din at the output terminal Dout combine to produce an 80-bit output data.

[0023] In the aforementioned embodiment, the DW_ecc module with ECC function provided by Synopsys' Designware is used as an example. However, anyone familiar with the technologies may incorporate the design in other systems including, for example, the Convolutional and Trellis, Reed-Solomon, Hamming, Glay and Bose-Chaudhuri-Hocquenhem (BCH) encoding/decoding scheme as well.

[0024] In summary, major advantages of this invention include:

[0025] 1. The design prevents the loss of data due to noise when data are transmitted at high speed to or from the FIFO memory. Hence, data integrity is ensured and system performance is improved.

[0026] 2. Built-in ECC functions may be deployed to assist error detection during fabrication. Hence, production yield is increased and the deployment of a FIFO memory with a higher storage capacity is possible.

[0027] 3. Since the ECC function in an ECC function module can be enabled or disabled, the module is compatible with other products.

[0028] It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided

they fall within the scope of the following claims and their equivalents.